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1.  Introduction 
       Silicon nanocrystals with the size of a 
few nanometers have been proposed for many 
applications, including single-electron transistors 
[1], Si-based light emitting devices [2] and 
electron emitters [3], due to novel electronics and 
optical properties. However, considering 
fabrication process of nanocrystals, large variable 
spacing of the nearest-neighbor nanocrystals 
maintained by insulator materials and nanocrystal 
size cause the number of current paths in lateral 
direction much smaller than in vertical direction. 
Thus, most previous researches met a problem of 
poor conductivity in lateral direction. Thin-film 
transistors (TFTs), which are key elements of low 
cost large area electronic application, have been 
successfully fabricated based on microcrystalline 
and polycrystalline silicon [4-5]. However, there 
is little work concerning Si nanocrystal TFTs. 
       I n  t h i s  p a p e r ,  w e  p r e s e n t  p-type thin-film 
transistors based on size-controlled Si 
nanocrystals dispersed on SiO2 matrix. We 
demonstrate that the influence of Al/Si 
nanocrystals contacts on thin film transistor 
characteristics. 
        
2.  Fabrication  Process  
       T h e  p-Si wafers with a resistivity of 0.02 
Ω-cm were used as starting substrates. Wafers 
were capped with 300 nm SiO2 in thickness by dry 
oxidation process at 1100 
0C for 3.5 hours. Size 
controlled Si nanocrystal thin film, was deposited 
on SiO2 layer by very-high-frequency chemical 
vapor deposition (VHF-CVD) system [6], by 
controlling flux of SiH4 and Ar to be 1.6 sccm and 
90 sccm respectively. Thickness of nanocrystal 
film is about 300 nm. Electrode pattern was 
fabricated by the high-resolution electron beam 
lithography, with Poly (methyl methacrylate) 
(PMMA) resist. After Al evaporating, lift-off 
process was used to transfer lithographically 
defined electrode pattern to Si nanocrystal thin 
films. Back-gate electrode was formed by directly 
evaporating Al on back of Si substrate. Structure 
of Si nanocrystal thin film transistor is shown in 
Fig. 1. Effective channel length L and width W are 
200 nm and 20 μm respectively. Fig.2 shows top 
view of this device, SEM image of Si nanocrystal 
film and TEM image of a Si nanocrystal. Average 
diameter of Si nanocrystal is 8 ± 1 nm. Each dot is 
covered by a SiO2 shell, which is 1.5 nm in 
thickness, formed by natural oxidation. 
 
3.  Results  and  Discussion  
       Fig.  3  shows  IDS vs VD characteristics of a 
Si nanocrytal TFT under different VG from 10 V 
to -10 V, measured under high vacuum condition. 
The IDS increases at more negative VG, indicating 
p-type transfer characteristic. Under positive VG 
condition, current decreases with VG increasing. 
Characteristic of IDS as a function of VG is shown 
in Fig. 4. Scan rate of VG is about 0.1 V/s and VDS 
is kept as 6 V. Hole mobility is estimated from the 
maximum transconductance gm and 
μ=gm(L/W)/(CGVDS), where CG is capacitance per 
unit area of gate oxide. The mobility of holes is 
about 1×10
-7 cm
2/Vs. Hysteresis phenomenon has 
also been observed from IDS, which is different 
from conventional transistor devices. It is 
probably due to filling of traps associated with Si 
and SiO2 interface defects causing steadily decay 
of IDS. IGS, demonstrated in Fig. 5, is verified to be 
small enough. Both Fig. 3 and Fig. 4 all indicate 
that Si nanocrystal TFT with Al contacts has no 
n-type transfer characteristics. We suppose that it 
is caused by Schottky barrier at contacts between 
Si nanocrystals and Al.  Fig. 6 shows drain 
current in log scale as a function of 1000/T at VG 
= -10, 0 and 4 V at VD = 4V. It suggests existence 
of potential barrier between nanocrystals and Al 
contacts, even though the work function of Al is 
close to that of Si. Barrier height of this contact is 
roughly estimated from slope of Arrhenius plot as 
shown in Fig. 7. We notice that barrier height 
decreases greatly as negative VG decreases. In 
contrast to negative VG, positive VG makes barrier 
height, for electron, increase causing IDS 
decreasing. Fig. 8 shows the situation of band 
diagram under operation of different VG. Negative 
VG reduces barrier height for holes which 
corresponds to voltage, IDS increase with negative 
VG decreasing. Under the operation of positive VG, 
current is suppressed by barrier height increasing, 
causing no n-type transfer characteristic. 
 
4. Conclusion 
       We  have  successfully  fabricated  p-type Si 
nanocrystal thin film transistor using Al as 
electrodes. IDS increases with negative VG 
decreasing, which indicates p-type characteristics 
of transistor device have been successfully 
fabricated. Temperature dependence of IDS 
suggests existence of Schottky barrier at Al/Si 
nanocrystals interface. Under the operation of 
positive VG, barrier height increases causing electron transport difficult in Si nanocrystals.     
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Fig.4 IDS vs VG for VD being fixed at 6V 
 
Fig. 5 IV characteristics between gate   
and source
Fig.6 Temperature dependence of Id of 
Si nanocrystal TFT at Vd = 4V 
 
 
Fig.7 VG dependence of barrier height   
Fig.8 Schematic band diagrams at Al-Si 
nanocrystal interface for device with 
different VG
Fig.1 Schematic diagram of Si nanocrystal
TFT structure 
Fig.2 SEM and TEM image of Si 
nanocrystals  
Fig.3 IDS vs VD for different VG 
 